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1 SUMMARY
Many contemporary advances in the theory and practice of neural
networks are inspired by our understanding of how information is
processed by natural neural systems. However, the basis of modern
deep neural networks remains the error backpropagation algorithm
[1], which though founded in rigorous mathematical optimization
theory, has not been successfully demonstrated in a neurophysi-
ologically realistic circuit. In a recent study, we proposed a neu-
romorphic architecture for learning that tunes the propagation of
information forward and backwards through network layers using
an endogenous timing mechanism controlled by thresholding of
intensities [2]. This mechanism was demonstrated in simulation of
analog currents, which represent the mean fields of spiking neu-
ron populations. In this follow-on study, we present a modified
architecture that includes several new mechanisms that enable
implementation of the backpropagation algorithm using neuromor-
phic spiking units. We demonstrate the function of this architecture
in learning mapping examples, both in event-based simulation as
well as a true hardware implementation.
2 BACKGROUND
There has been a rapid growth of interest in the re-formulation of
classical algorithms for learning, optimization, and control using
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event-based information processing mechanisms inspired by the
function of biophysiological neural systems [3]. The trend is driven
by the advent of flexible computing architectures that enable ex-
perimentation with such algorithms in hardware [4]. Modern deep
learning relies on a layered, feedforward network similar to the
early layers of the visual cortex, with threshold nonlinearities at
each layer that resemble mean-field approximations of neuronal
integrate-and-firemodels. However, the unnatural structure of back-
propagation has made the algorithm notoriously difficult to imple-
ment in a neural circuit [5, 6]. A feasible neural implementation of
the backpropagation algorithm has become more compelling with
the rise of new neuromorphic computational architectures that fea-
ture local synaptic plasticity [4, 7, 8]. Neuromorphic systems have
relied to date on conventional off-chip learning, and used on-chip
computing only for inference [9, 10]. It has been a long-standing
challenge to develop learning systems whose function is affected
exclusively using neuromorphic mechanisms.
Figure 1: Simple outline of a (single layer) learning circuit,
where 𝑥 and 𝑜 are circuit input and output, 𝑡 is a target for
learning, 𝑑 is an error, and 𝑟 ′ is the derivative of the activa-
tion function. Here the arrows represent feedforward copy
(orange) and backpropagated error (blue), and derivative-
weighted masking for error computation (green). For sim-
plicity short-term memories are not shown.
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Figure 2: Spiking activity in one layer of the network, whose
basic structure is given in Fig. 1. Neural sub-populations are
identified on the ordinate, and time is shown on the abscissa.
The time interval between two red lines is the time needed
to propagate information through the circuit (see Fig. 3), and
the time between two black notches on the abscissa is a sin-
gle gating window.
3 CONTRIBUTIONS
In this study, we describe the hardware implementation of the back-
propagation algorithm that makes use of mechanisms that have
been developed and tested in simulation by the authors during the
past decade, and synthesized in our recent study [2]. These proven
neuronal and network features include propagation of graded infor-
mation in a circuit composed of neural populations using synfire-
gated synfire chains (SGSCs) [11ś14], decision-making based on
the interaction of synfire-chains [12], and regulation of Hebbian
learning using pulse-gating [15, 16]. Furthermore, we introduce a
number of recently discovered mechanisms that enable the precise
regulation of the timing of information propagation using spik-
ing intensities, rather than the approximating mean-field values
that were previously demonstrated in simulation. Our approaches
mathematically formalize the neurophysiological concepts of inhibi-
tion, excitation, potentiation, and depression. We then engineer the
connectivity that affects these using event-based (spiking) neural
computation, and integrate them into the proposed architecture to
align the timing of unconditional and conditional gating, regularize
the gap between layer activations caused by synaptic delay, and en-
able stable propagation of gradients in the evaluation of Hadamard
products.
Beyond the mathematical exposition of new neural information
processing mechanisms and presentation of circuit architecture
design, we demonstrate our approach with several examples, in-
cluding an implementation of the classic XOR learning circuit using
a rectified linear unit (ReLU) nonlinearity, as well as the MNIST
test case. The function of the circuits used in the examples is first
demonstrated and examined within the Brian2 simulation envi-
ronment [17], with results as shown in Figures 2, 3 and 4. Then,
significantly, algorithm performance is benchmarked in hardware
using the Intel Loihi neuromorphic chip [4].
Figure 3: Spiking activity in one layer of the network
shown in Fig. 2 during a single learning cycle. The neural
sub-populations that perform memory functions are high-
lighted in grey on the y-axis, and time is shown on the x-
axis. The event-based spiking activity is clearly seen on this
time-scale.
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Figure 4: Convergence of synaptic weights in event-based
(spiking) simulation of the circuit learning a linear map
within the Brian2 environment.
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